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Abstract 
This paper presents the design and analysis of a high efficiency, 
PWM (Pulse-Width-Modulation) Buck converters for mobile 
phone applications.  The steady-state and average-value models 
for the proposed converter are developed and simulated. A 
practical design approach which aims at systematizing the 
procedure for the selection of the control parameters is 
introduced. The switching losses are reduced by using soft 
switching, additionally, a simple analog and digital form of the 
controller for practical realization is provided. It is found that 
this controller adopts a structure similar to the conventional 
PWM voltage mode controller. The proposed circuit uses a 
current-mode control and a voltage-to-pulse converter for the 
PWM. The circuit, fabricated using a 0.18-µm CMOS 
technology, reaches a peak load regulation of 20 mV/V and line 
regulation of 0.5 mV/V at Current load equal 300 mA. The used 
10µH inductance and 22µF capacitor and requires clock and 
Vref/Vramp input of 1,23V. 
Keywords: — High Efficiency, PWM, Buck converters, 
Soft Switching, CMOS technology.   
1. Introduction 
Several new techniques for high frequency DC-DC 
conversion have been proposed to reduce component 
stresses and switching losses while achieving high power 
density and improved performance. The key to reducing 
power consumption while maintaining computational 
throughput and quality of service is to use such systems at 
the lowest possible supply voltage. The terminal voltage of 
the battery used in portable applications (e.g., NiMH, 
NiCd, and Li-ion) varies considerably depending on the 
state of their charging condition. For example, a single  
 
 
NiMH battery cell is fully charged to 1.8 V but it drops 
to 0.9 V before fully discharged [1], [14]. DC–DC 
converter convert DC voltage signal from high level to low 
level signal or it can be vice versa depending on the type of 
converter used in system. Buck converter is one of the 
most important components of circuit it converts voltage 
signal from high DC signal to low voltage. In buck 
converter, a high speed switching devices are placed and 
the better efficiency of power conversion with the steady 
state can be achieved. In this paper work performance of 
buck converter is analyzed. Fig.1.1 shows the basic 
topology of the converter DC-DC Buck and Fig.1.2 shows 
a simplified schematic of the buck power stage with a drive 
circuit block included [2]. and more recently in [8]. With 
the advent of recent applications with more stringent 
specifications in terms of regulator settling time, various 
approximations to time-optimal control have recently been 
proposed, e.g., in [9], [11], [19], [20] where time-optimal 
control is described in terms of boundary control and 
revisited for the buck converter. Reference [12] 
reexamines the switching-surface time-optimal control and 
derives analytical equations for the optimal case, similarly 
to [5]. Recent works in [13], [15], [22], [23] provide a 
comprehensive account of geometric control principles, 
including limits of time-optimal control for switching 
converters. In the field of general control theory, the 
fundamentals of time-optimal control, which are directly 
related to the use of Pontryagin’s principle, have been 
studied extensively [16]. Unfortunately, it has been 
recognized that ideal time-optimal control may be 
impractical because of the sensitivity to parameter 
variations, and unmodeled dynamics [17]. To address this 
issue, a concept of proximate time-optimal (PTO) control 
has been proposed [18],[21] and successfully applied in, 
for example, disk-drive head positioning. The main 
  
underlying idea considers saturating the control action to 
facilitate near-time-optimal response to large-signal 
disturbances and smoothly switching the controller to a 
standard continuous-time control action in the vicinity of 
steady state. The power switch, Q1, is an n-channel 
MOSFET. The diode, CR1, is usually called the catch 
diode, or freewheeling diode. The inductor, L, and 
capacitor, C, make up the output filter. The capacitor ESR, 
RC, (equivalent series resistance) and the inductor DC 
resistance, RL , are included in the analysis. The resistor, R, 
represents the load seen by the power stage output.    
 
Fig.1.1 Basic Buck Topology                                                                               
 
Fig.1.2 Buck power stage Schematic 
2. Design Consideration 
2.1 Buck converter steady-state 
a) Normal continuous conduction mode (CCM) analysis 
The following is a description of steady-state operation 
in continuous conduction mode [10]. The main result of 
this section is a derivation of the voltage conversion 
relationship for the continuous conduction mode buck 
power stage. This result is important because it shows how 
the output voltage depends on duty cycle and input voltage 
or, conversely, how the duty cycle can be calculated based 
on input voltage and output voltage. Steady-state implies 
that the input voltage, output voltage, output load current, 
and duty-cycle are fixed and not varying. Capital letters are 
generally given to variable names to indicate a steady-state 
quantity. 
In continuous conduction mode, the Buck power stage 
assumes two states per switching cycle [2][3]. The ON 
state is when Q1 is ON and CR1 is OFF. The OFF state is 
when Q1 is OFF and CR1 is ON. A simple linear circuit 
can represent each of the two states where the switches in 
the circuit are replaced by their equivalent circuits during 
each state. The circuit diagram for each of the two states is 
shown in Fig. 2.1. 
 
Fig.2.1 Buck Power state states 
 
The duration of the ON state is  where D 
is the duty cycle, set by the control circuit, expressed as a 
ratio of the switch ON time to the time of one complete 
switching cycle,  . The duration of the OFF state is 
called . Since there are only two states per switching 
cycle for continuous mode,   is equal to . 
The quantity (1–D) is sometimes called D’. These times 
are shown along with the waveforms in Fig 2.2. 
 
  
Fig.2.2 Continuous-Mode Buck Power Stage Waveforms 
 
Referring to Fig.2.1, during the ON state, Q1 presents a 
low resistance,  , from its drain to source and has 
a small voltage drop of . There is also 
a small voltage drop across the dc resistance of the 
inductor equal to . Thus, the input voltage,  , 
minus losses, 
 , is applied to the left-hand side of 
inductor, L. CR1 is OFF during this time because it is 
reverse biased. The voltage applied to the right hand side 
of L is simply the output voltage, . The inductor current, 
 , flows from the input source,  , through Q1 and to the 
output capacitor and load resistor combination.  
During the ON state, the voltage applied across the 
inductor is constant and equal to  
.           
 Adopting the polarity convention for the current  shown 
in Fig.2.1, the inductor current increases as a result of the 
applied voltage. Also, since the applied voltage is 
essentially constant, the inductor current increases linearly. 
This increase in inductor current during  is illustrated 
in Fig.2.2. The amount that the inductor current increases 
can be calculated by using a version of the familiar 
relationship: 
                          T                     
The inductor current increase during the ON state is given 
by: 
                                       
(1)   
This quantity, , is referred to as the inductor ripple 
current. 
 Referring to Fig.2.1, when Q1 is OFF, it presents a 
high impedance from its drain to source. Therefore, since 
the current flowing in the inductor L cannot change 
instantaneously, the current shifts from Q1 to CR1. Due to 
the decreasing inductor current, the voltage across the 
inductor reverses polarity until rectifier CR1 becomes 
forward biased and turns ON. The voltage on the left-hand 
side of L becomes  where the quantity, 
 , is the forward voltage drop of CR1. The voltage 
applied to the right hand side of L is still the output voltage, 
. The inductor current,  , now flows from ground 
through CR1 and to the output capacitor and load resistor 
combination. During the OFF state, the magnitude of the 
voltage applied across the inductor is constant and equal to 
. Maintaining our same polarity 
convention, this applied voltage is negative (or opposite in 
polarity from the applied voltage during the ON time). 
Hence, the inductor current decreases during the OFF time. 
Also, since the applied voltage is essentially constant, the 
inductor current decreases linearly. This decrease in 
inductor current during TOFF is illustrated in Fig.2.2. The 
inductor current decrease during the OFF state is given by: 
                                             
(2) 
This quantity  is also referred to as the inductor 
ripple current. In steady state conditions, the current 
increase, , during the ON time and the current 
decrease during the OFF time, ,  must be equal. 
Otherwise, the inductor current would have a net increase 
or decrease from cycle to cycle which would not be a 
steady state condition. Therefore, these two equations (1) 
and (2) can be equated and solved for  to obtain the 
continuous conduction mode buck voltage conversion 
relationship. 
Solving for : 
     
(3) 
And, substituting  for , and using  
and , the steady-state equation for  is: 
                   
(4) 
 
A common simplification is to assume  ,  and  are 
small enough to ignore. Setting   ,  and  to zero, 
the above equation (4) simplifies considerably to: 
                                                                             
(5) 
 
b) Normal Discontinuons Conduction Mode (DCM) 
Analysis 
To begin the derivation of the discontinuous 
conduction mode buck power stage voltage conversion 
ratio, observe that there are three unique states that the 
power stage assumes during discontinuous current mode 
operation [2]. The ON state is when Q1 is ON and CR1 is 
OFF. The OFF state is when Q1 is OFF and CR1 is ON. 
The IDLE state is when both Q1 and CR1 are OFF. The 
first two states are identical to those of the continuous 
mode case and the circuits of Fig.2.1 are applicable except 
that . The remainder of the switching 
cycle is the IDLE state. In addition, the dc resistance of the 
output inductor, the output diode forward voltage drop, 
and the power MOSFET ON-state voltage drop are all 
assumed to be small enough to omit. The duration of the 
ON state is  where D is the duty cycle, set by 
the control circuit, expressed as a ratio of the switch ON 
  
time to the time of one complete switching cycle, Ts . The 
duration of the OFF state is . The IDLE 
time is the remainder of the switching cycle and is given as 
 . These times are shown with 
the waveforms in Fig.2.3.  
 
 
Fig.2.3 Discontinuous-Mode Buck Power Stage Waveforms 
 
Without going through the detailed explanation as before, 
the equations for the inductor current increase and 
decrease are given below. A common simplification is to 
assume  ,  and  are small enough to ignore. Setting  
 ,  and  to zero. The inductor current increase 
during the ON state is given by: 
            
(6) 
The ripple current magnitude,  is also the peak 
inductor current,  , because in discontinuous mode, the 
current starts at zero each cycle. 
The inductor current decrease during the OFF state is 
given by: 
                                                                
(7) 
As in the continuous conduction mode case, the current 
increase, during the ON time and the current 
decrease during the OFF time,  are equal. 
Therefore, these two equations (6) and (7) can be equated 
and solved for  to obtain the first of two equations (6) 
and (7)  to be used to solve for the voltage conversion ratio: 
 
                                            
(8) 
Now we calculate the output current (the output voltage   
divided by the output load R). It is the average of the 
inductor current. 
                                  
(9) 
Now, substitute the relationship for  into the above 
equation (6) and (9) to obtain: 
                            
(10) 
We now have two equations, the one for the output current 
just derived and the one for the output voltage (above), 
both in terms of   , D, and  . We now solve each 
equation (8) and (10) for    and set the two equations 
equal to each other. Using the resulting equation, an 
expression for the output voltage , can be derived. The 
discontinuous conduction mode buck voltage conversion 
relationship is given by: 
                                                               
(11) 
Where K is defined as: 
 
The above relationship shows one of the major differences 
between the two conduction modes. For discontinuous 
conduction mode, the voltage conversion relationship is a 
function of the input voltage, duty cycle, power stage 
inductance, the switching frequency and the output load 
resistance while for continuous conduction mode, the 
voltage conversion relationship is only dependent on the 
input voltage and duty cycle. 
It should be noted that the buck power stage is rarely 
operated in discontinuous conduction mode in normal 
situations, but discontinuous conduction mode will occur 
anytime the load current is below the critical level. 
2.2 Burst mode operation 
The buck converter is with a burst−mode control 
method [22][23]. It means the MOSFET can be completely 
off for one or more switching cycles. The output voltage is 
regulated by the overall duration of dead time or non−dead 
time over a number of switching cycles. This feature offers 
advantages on saving energy in standby condition since it 
can reduce the effective duty cycle dramatically. In flyback 
topology, the circuit is mainly designed for discontinuous 
conduction mode (DCM) in which the inductor current 
reaches zero in every switching cycle. The DCM 
burst−mode waveform can be represented in Fig.2.4. It is 
similar to the pulse−width modulation (PWM) one. In 
non−isolated topologies such as buck, the circuits are 
mainly designed for CCM. The CCM burst−mode 
  
waveform is different to the PWM waveform in Fig.2.5. 
Because of this characteristic, burst mode requires a higher 
peak value of the inductor current in order to have the 
same level of averaged inductor current (or output current). 
By using burst mode, the chip will only switch the power 
devices when the output voltage needs it to do so. During 
normal DCM mode, the switches will be turned on and off 
at every cycle. In burst mode, the switches will only be 
turned on or off when needed. The efficiency can be 
Improved a lot especially at very light load. As shown in 
Fig.2.4 and Fig.2.5 burst−mode control produces 
low−frequency waveform comparing to the switching 
frequency. Part of the power loss in this low frequency 
becomes audible noise. Therefore, burst−mode control is 
not suitable for high power applications such as more than 
20 W. 
 
 
 
Fig.2.4 DCM Inductor Currents in Burst Mode and PWM Control 
 
 
Fig.2.5 CCM Inductor Currents in Burst Mode and traditional PWM 
Control 
 
Figure 2.6 shows the different inductor voltage and 
inductor current of normal CCM, DCM and burst 
conduction mode. 
 
 
Fig.2.6 continuous, discontinuous and burst conduction mode 
3. Synchronous and Asynchronous buck 
dc-dc converter 
      In this module, we will learn the key differences 
between synchronous and asynchronous buck topologies, 
their advantages, disadvantages and their application 
considerations. 
3.1 Asynchronous Buck Topology  
A typical asynchronous buck DC-DC converter circuit 
is as shown in the Fig.1.2 [2],[4]. Q1 denotes a MOSFET 
being used in the top side with a diode CR1 in the bottom 
side. These are the two main switches that control power to 
the load. When the MOSFET is turned ON, charges the 
inductor ‘L’, capacitor ‘C’ and supplies the load current. 
Upon reaching its set output voltage the control circuitry 
turns OFF the MOSFET (hence called a switching 
MOSFET). Switching OFF the  MOSFET disrupts the 
current flowing through the inductor. With no path for the 
current, the inductor will resist this change in the form of a 
catastrophic voltage spike. To avoid this spike when the 
MOSFET is turned OFF, a path is provided for the 
inductor current to continue flowing in the same direction 
as it did before. This is created by the diode CR1. When 
the MOSFET turns OFF, the inductor voltage reverses its 
polarity forward biasing the diode CR1 ON, allowing the 
current to continue flowing through it in the same direction. 
When current flows in the diode, it is also known as being 
in freewheel mode. When the output voltage drops below 
the set point, the control will turn ON the MOSFET and 
this cycle repeats to regulate the output voltage to its set 
value. 
3.2 Synchronous Buck Topology  
The synchronous topology is depicted in the Fig.1.2 
and The  diode ‘CR1’ has been replaced with another 
  
MOSFET Q2 [5],[6],[7]. The Q2 is referred to as the 
synchronous MOSFET while the Q1 is called the 
switching/control MOSFET. In steady state, the Q2 is 
driven such that it is complimentary with respect to the Q1. 
This means whenever one of these switches is ON, the 
other is OFF. In steady state conditions, this cycle of 
turning the Q1 and Q2 MOSFETs ON and OFF 
complimentary to each other regulates  to its set 
value.observe that the Q2 MOSFET will not turn ON 
automatically. This action needs additional MOSFET drive 
circuitry within the control IC to turn ON and OFF as 
needed. Compare this to asynchronous topology where the 
polarity reversal across the inductor automatically forward 
biases the diode, completing the circuit. 
A. Advantages and disadvantages of these two topologies  
The asynchronous topology uses just one MOSFET for 
the top side as the control switch. There is no so-called 
shoot-through issue. The IC tends to be smaller and 
relatively inexpensive. The use of an external diode in 
most cases eliminates the need for an expensive thermally 
enhanced IC package to dissipate the heat arising during 
the freewheel mode. However, the package still needs to 
take care of heat dissipation arising from switching losses 
associated with the Q1 MOSFET.  
In the synchronous topology the Q2 MOSFET’s lower 
resistance from drain to source  helps reduce 
losses significantly and therefore optimizes the overall 
conversion efficiency. However, all of this demands a 
more complicated MOSFET drive circuitry to control both 
the switches. Care has to be taken to ensure both 
MOSFETs are not turned on at the same time. If both 
MOSFETs are turned on at the same time a direct short 
from  to ground is created and causes a catastrophic 
failure. Ensuring this direct short, which is also called 
cross-conduction or shoot-through, does not occur requires 
more complexity and cost within the IC. 
 
4. EXPERIMENTAL RESULT 
The circuit has been designed using a standard 0.18-um 
CMOS technology with dual poly and 5 metals. The supply 
voltage ranges from 2.6 to 4.2V. The nominal switching 
frequency is 50 MHz. Experimental results show that, at 
2.6-V minimum supply, the output regulation range is 0.5 
V – 2.45 V with output current up to 300 mA. The power 
efficiencies versus current load are shown in Fig.3.1 and 
Fig.3.2. Higher supply causes larger dynamic dissipation 
and this worsens the efficiency at low currents. However, 
the low power of the control (only 35 uA), sustains the 
overall efficiency at almost one decade below the peak. Fig. 
3.4 shows the different output and input of the proposed 
buck converter, load regulation measurement with output 
current, ILoad output of the driver, switched from 0 A to 
300 mA by on-off current control on PCB. The load 
switching speed is 2 us.  
 
 
 
Fig.3.1 efficiency in mode on versus current load 
 
 
Fig.3.2 efficiency in mode sleep versus current load 
 
  
 
 
Fig.3.3 output of the proposed buck converter 
 
 
Fig.3.4 simulation results of the proposed buck converter 
5. CONCLUSION 
In this paper, a switched simulation model of the buck 
converter is presented. We simulate a buck converter by 
using the software SIMetrix including Power System Blocs 
and We have realized a novel PWM circuit that can be 
used to provide a range of Vdd levels for a variety of loads 
to optimize the efficiency of the converter in mode on and 
mode sleep. With the use of a deferent value of current 
load and inner feedback loop between the output and input 
of the power transistors, we are able to ensure real-time 
zero voltage switching. This enables the reduction of 
power consumed by these transistors and achieves power 
efficiencies over 90% for a variety of loads. Also, an outer 
feedback loop is employed in the PWM circuit to track the 
reference voltage level.  
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